HOME＞在庫検索＞在庫情報
74LVC08APW118
74LVC08A Quad 2-input AND gate Rev. 6 — 16 December 2011 Product data sheet 1. General description The 74LVC08A provides four 2-input AND gates. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications. 2. Features and benefits 5 V tolerant inputs for interfacing with 5 V logic Wide supply voltage range from 1.2 V to 3.6 V CMOS low power consumption Direct interface with TTL levels Complies with JEDEC standard: JESD8-7A (1.65 V to 1.95 V) JESD8-5A (2.3 V to 2.7 V) JESD8-C/JESD36 (2.7 V to 3.6 V) ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-B exceeds 200 V CDM JESD22-C101E exceeds 1000 V Specified from 40 C to +85 C and 40 C to +125 C 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74LVC08AD 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 74LVC08ADB 40 C to +125 C SSOP14 plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1 74LVC08APW 40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1 74LVC08ABQ 40 C to +125 C DHVQFN14 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 3 0.85 mm SOT762-1
NXP
NXP Semiconductors
オランダ
世界的な半導体サプライヤで、エネルギー効率、コネクテッド・デバイス、セキュリティ、ヘルスケアの4つの世界的なメガトレンドに対応し、高性能ミックスドシグナルICのほか、ディスクリートなどの汎用製品をグローバルに提供している。
宅配業者の代金引換又は商品到着後一週間以内の銀行振込となります。
